NXP Semiconductors /MIMXRT1052 /IOMUXC /SW_MUX_CTL_PAD_GPIO_B1_07

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_B1_07

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: LCD_DATA19 of instance: lcdif

1 (ALT1): Select mux mode: ALT1 mux port: LPSPI4_SCK of instance: lpspi4

2 (ALT2): Select mux mode: ALT2 mux port: CSI_DATA12 of instance: csi

3 (ALT3): Select mux mode: ALT3 mux port: ENET_TX_DATA00 of instance: enet

4 (ALT4): Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO23 of instance: flexio2

5 (ALT5): Select mux mode: ALT5 mux port: GPIO2_IO23 of instance: gpio2

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_B1_07

Links

() ()